Digital Integrated Circuit Design Using Verilog and Systemverilog

Digital Integrated Circuit Design Using Verilog and Systemverilog
Authors: Ronald W. Mehler
ISBN-10 书号: 0124080596
ISBN-13 书号: 9780124080591
Edition 版本: 1
Publisher Finelybook 出版日期: 2014-10-14
Pages: 448 pages
5
For those with a basic understanding of digital design,this book teaches the essential skills to design digital integrated circuits using Verilog and the relevant extensions of SystemVerilog. In addition to covering the syntax of Verilog and SystemVerilog,the author provides an appreciation of design challenges and solutions for producing working circuits. The book covers not only the syntax and limitations of HDL coding,but deals extensively with design problems such as partitioning and synchronization,helping you to produce designs that are not only logically correct,but will actually work when turned into physical circuits. Throughout the book,many small examples are used to validate concepts and demonstrate how to apply design skills.
This book takes readers who have already learned the fundamentals of digital design to the point where they can produce working circuits using modern design methodologies. It clearly explains what is useful for circuit design and what parts of the languages are only software,providing a non-theoretical,practical guide to robust,reliable and optimized hardware design and development.
Produce working hardware: Covers not only syntax,but also provides design know-how,addressing problems such as synchronization and partitioning to produce working solutions
Usable examples: Numerous small examples throughout the book demonstrate concepts in an easy-to-grasp manner
Essential knowledge: Covers the vital design topics of synchronization,essential for producing working silicon; asynchronous interfacing techniques; and design techniques for circuit optimization,including partitioning


下载地址:

Digital Integrated Circuit Design Using Verilog and Systemverilog 9780124080591.pdf

打赏
未经允许不得转载:finelybook » Digital Integrated Circuit Design Using Verilog and Systemverilog

相关推荐

  • 暂无文章

评论 抢沙发

  • 昵称 (必填)
  • 邮箱 (必填)
  • 网址

觉得文章有用就打赏一下

您的打赏,我们将继续给力更多优质内容

支付宝扫一扫打赏

微信扫一扫打赏