Source-Synchronous Networks-On-Chip:Circuit and Architectural Interconnect Modeling


Source-Synchronous Networks-On-Chip:Circuit and Architectural Interconnect Modeling Hardcover – 14 Nov. 2013
by:Ayan Mandal , Sunil P. Khatri , Rabi Mahapatra
Publisher Finelybook 出版社:Springer; 2014th edition (14 Nov. 2013)
Language 语言:English
pages 页数:160 pages
ISBN-10 书号:1461494044
ISBN-13 书号:9781461494041

Book Description
This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks. The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how a NoC can be designed and optimized. Using the methods described in this book, readers are enabled to design NoCs that are 5X better than existing approaches in terms of latency and throughput and can also sustain a significantly greater amount of traffic.

下载地址:应版权方要求,该资源内容链接已移除!

你可以 登录 后获取帮助.

赞(0) 觉得文章有用就打赏一下
未经允许不得转载:finelybook » Source-Synchronous Networks-On-Chip:Circuit and Architectural Interconnect Modeling

评论 抢沙发

评论前必须登录!

 

觉得文章有用就打赏一下

支付宝扫一扫打赏

微信扫一扫打赏