Logic Design and Verification Using SystemVerilog

2025-01-20 分类：电子书 评论(0)

Logic Design and Verification Using SystemVerilog (Revised)

Logic Design and Verification Using SystemVerilog (Revised)

Author:by Donald Thomas (Author)

Publisher finelybook 出版社:‏CreateSpace Independent Publishing Platform

Edition 版本:‏Revised edition

Publication Date 出版日期:‏2016-03-1

Language 语言:English

Print Length 页数:336pages

ISBN-10:1523364025

ISBN-13:9781523364022

Book Description

SystemVerilog is a Hardware Description Language that enables designers to work at the higher levels of logic design abstractions that match the increased complexity of current day integrated circuit and field-programmable gate array (FPGA) designs. The majority of the book assumes a basic background in logic design and software programming concepts. It is directed at: •students currently in an introductory logic design course that also teaches SystemVerilog, •designers who want to update their skills from Verilog or VHDL, and •students in VLSI design and advanced logic design courses that include verification as well as design topics. The book starts with a tutorial introduction on hardware description languages and simulation. It proceeds to the register-transfer design topics of combinational and finite state machine (FSM) design — these mirror the topics of introductory logic design courses. The book covers the design of FSM-datapath designs and their interfaces, including SystemVerilog interfaces. Then it covers the more advanced topics of writing testbenches including using assertions and functional coverage. A comprehensive index provides easy access to the book’s topics.The goal of the book is to introduce the broad spectrum of features in the language in a way that complements introductory and advanced logic design and verification courses, and then provides a basis for further learning.Solutions to problems at the end of chapters, and text copies of the SystemVerilog examples are available from the author as described in the Preface.

About the Author

Donald Thomas is Professor Emeritus of Electrical and Computer Engineering at Carnegie Mellon University where he has taught logic design, RT-level design, design languages (Verilog and SystemVerilog), verification, and computer-aided design algorithms for the design of integrated circuits and systems.

Amazon Page

scanned version

下载地址

PDF | 82 MB | 2025-01-20
下载地址 Download解决验证以访问链接！
AD：【如何下载、打开扩展名：PDF、EPUB、MOBI、AZW3、ZIP、RAR】阅读-使用帮助
打赏
未经允许不得转载：finelybook » Logic Design and Verification Using SystemVerilog

相关推荐

评论 抢沙发

取消

分类目录

  • Academic Press
  • Banned Books
  • Cambridge
  • CRC Press
  • Elsevier
  • For Dummies
  • Head First
  • Kindle Edition
  • Manning
  • McGraw-Hill
  • Microsoft Press
  • No Starch Press
  • O'Reilly
  • Pearson
  • Pragmatic
  • Prentice Hall
  • RayWenderlich
  • Routledge
  • Sybex
  • The MIT Press
  • Wiley
  • Wrox
  • 中文版
  • 电子书

    • 热门标签

    DesignASP.NETCSSAI InvestingGolangMRVRGitAngularQuipuGitHubRustMachine LearningMathematicsGameSparkGPTHackPowerShellanalysisWeb3MicrogridsNetwork6GOraclepythonAIEngineeringModelsGo
    提供 电子书 代查,代购,代下服务(科目不限)
    登记需求，请访问http://finelybook.com/messages/

    觉得文章有用就打赏一下

    您的打赏，我们将继续给力更多优质内容

    支付宝扫一扫

    微信扫一扫